HP 13255

GRAPHICS DISPLAY MODULE

Manual Part No. 13255-91126

REVISED

DEC-12-77

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The Graphics Display Module is used with the Graphics M-Controller Module, Top Plane Connector and Controller Connector Assemblies.

The Graphics Display Module contains the storage for the 264XX Data Terminal graphics display 720 X 360 screen dot matrix. The read-write memory is accessible through the Graphics M-Controller and terminal bus for memory modification and test and through the Display Controller Module for display. It is organized as a 16,384 X 16 bit word linear array.

The module uses 16 16-pin MOS RAMs each organized 16,384 X 1 bit.

1.1 OPERATION.

The graphics display memory is read by the Graphics M-Controller during the visible portion of the terminal video display, and modified during the horizontal and vertical sweep retrace times.

The memory modification consists of modifying 1 bit at a time and may be a logical operation with the current state, the output of a serial pattern memory, or unconditionally set to '1' '0' or to the same state as the serial pattern memory output.

The pattern memory output may be scaled so that the ratio between the pattern memory bits and the memory bits may be changed from 1 to 16.

The display memory bits are displayed such that normally there is a one-to-one correspondence between the memory and display bits, automatic refresh is provided since every memory address is read during one "frame".

In Zoom mode the scaling or Zoom ratio may be changed from 1 to 16. Since the refresh is no longer automatic the last display bit of each block of repeated display bits in the 'X' and 'Y' direction is blanked, thus providing time for the memory refresh operation (during the 'X' blanked lines)

In addition, the 'window' resulting from Panning while in Zoom mode requires that the memory to be displayed on bit boundaries, the necessary memory word preshifting is done prior to the beginning of each display line.

HP 13255

GRAPHICS DISPLAY MODULE

Manual Part No. 13255-91126

REVISED

DEC-12-77

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1977 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The Graphics Display Module is used with the Graphics M-Controller Module, Top Plane Connector and Controller Connector Assemblies.

The Graphics Display Module contains the storage for the 264XX Data Terminal graphics display 720 X 360 screen dot matrix. The read-write memory is accessible through the Graphics M-Controller and terminal bus for memory modification and test and through the Display Controller Module for display. It is organized as a 16,384 X 16 bit word linear array.

The module uses 16 16-pin MOS RAMs each organized 16,384 X 1 bit.

1.1 OPERATION.

The graphics display memory is read by the Graphics M-Controller during the visible portion of the terminal video display, and modified during the horizontal and vertical sweep retrace times.

The memory modification consists of modifying 1 bit at a time and may be a logical operation with the current state, the output of a serial pattern memory, or unconditionally set to '1' '0' or to the same state as the serial pattern memory output.

The pattern memory output may be scaled so that the ratio between the pattern memory bits and the memory bits may be changed from 1 to 16.

The display memory bits are displayed such that normally there is a one-to-one correspondence between the memory and display bits, automatic refresh is provided since every memory address is read during one 'frame'.

In Zoom mode the scaling or Zoom ratio may be changed from 1 to 16. Since the refresh is no longer automatic the last display bit of each block of repeated display bits in the 'X' and 'Y' direction is blanked, thus providing time for the memory refresh operation (during the 'X' blanked lines)

In addition, the 'window' resulting from Panning while in Zoom mode requires that the memory to be displayed on bit boundaries, the necessary memory word preshifting is done prior to the beginning of each display line.

1.2 GRAPHICS M-CONTROLLER MODULE INTERFACE.

The Graphics M-Controller interfaces to the Graphics Display Module through the Controller Connector Assembly (02640-60194 or 02640-60022). This interface provides control input and timing status output signals for line and frame synchronization.

1.3 DISPLAY CONTROLLER MODULE INTERFACE.

The Display Controller Module interfaces to the Graphics Display Module through a Top Plane Connector Assembly (02640-60016 or 02640-60022). This interface provides timing input and graphics serial data output to the terminal display.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Graphics Display Module is contained in tables 1.0 through 6.3.

! Part Number	Nomenclature	Size (L x W x D) +/-0.100 Inches	Weight (Pounds)
02640-60126	Graphics Display PCA	1 12.5 x 4.00 x 0.5	0.5
02640-60016	5-wide Top Plane Connector Assembly	N/A 	! N/A ! ! N/A !
02640-60022 	4-wide Top Plane Connector Assembly	 N/A 	N/A N/A
 02640-60194 	Controller Connector Assembly	N/A 	I N/A I
! !			! !
====================================	Number of Backplane slots Requ	ired: 1	

Table 1.0 Physical Parameters

Table 2.0 Reliability and Environmental Information

=========	========		========			========	
1							1
Environme	ntal:	(X) HP	Class B	(Other:		1
Restricti	ons: Type	tested a	t product	l level			
=========			=======				
1	Failur	e Rate:	4.8	(percent	per 1000	hours)	1 1
=======================================	========	=======	=======	:======:		========	

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

+5 Volt Supply	+12 Volt Supply	-12 Volt Supply	-42 Volt Supply
0 1A	P 600 mA	@ 200mA	N/A
		; ====================================	
115 vo.	lts ac	220 vol	lts ac
N/A		N/A	
	Clock Frequency:	21.06 or 17.60 MHz	

Table 4.0 Jumper Definitions

		Function	==
PCA Designation	In) Out	===
Jumper Plug		nust always be installed for ion of the PCA.)	
-5V	Applies -5V to the RAM array.	Disconnects -5V generated on the PCA. Permits an external supply to be connected.	3

Table 5.0 Connector Information (Graphics Display PCA).

10:	ble 5.0 Connect	tor Information (Graphics Display PCA).
l Connector	Signal	Signal
I and Pin No.	Name	Description
===========	======================================	
P1, Pin 1	+5V	+5 Volt Power Supply
-2	GND I	Ground Common Return (Power and Signal)
-3	 	Not Used
-4	-12V	-12V Power Supply
-5	1 	 }
-6) }
-7	!) } } Not Used
-8	, 	Not used
-9	! 	
-10		
-11	į	
-12	•	, } }
-13		; } }
-14)
-15)
-16	 	} }
1 -17	 	
-18		} }
-19	 	} }
-20	 	} }
i -21	 	
-22 	GND	Ground Common Return (Power and Signal)

Table 5.0 Connector Information (Graphics Display PCA Cont'd).

Table 5	.0 Connector Info	ormation (Graphics Display PCA Cont'd).
Connector	Signal	Signal
! and Pin No.	Name	Description !
P1, Pin A	GND	=====================================
-B	ı	}
-c	+12V	
-D	•	} Not Used
, -E	BUSO	
, -F	BUS1	Negative True, Data Bus Bit 1
-н	BUS2	Negative True, Data Bus Bit 2
-J	BUS3	Negative True, Data Bus Bit 3
-K	BUS4	Negative True, Data Bus Bit 4
, -L	BUS5	Negative True, Data Bus Bit 5
-M	BUS6	Negative True, Data Bus Bit 6
	BUS7	Negative True, Data Bus Bit 7
••₽) } }
! - R	!	
-S	·	1)
-т	PRIOR IN	Bus Controller Priority Out
-U	PRIOR OUT	Bus Controller Priority Out
-v		} Not Usea
! W	 	
-x	 	
i i Y	 	1} 1}
!	!	1)
-Z	1	1)
	 	'; ====================================

Table 5.1 Connector Information (Graphics Display PCA).

	=======================================	C1cnol
Connector and Pin No.	Signal Name	Signal Description
1 P3, Pin 1		}
- 2		I) I
- 3	103	
1		l I
- 4		} }
- 5		<u> </u>
- 6		
! - 7		} }
ĺ		}
- 8		
- 9		} Not Used
-10		
-11		
	 	
1		1)
-1.3		
-14		}
-15		()
-16 I		
1 -17		
1		
-18	 	
		1
1 -19		
-20	XBITS2	Negative True, External Bit Stream 2
-22	GND	Ground

Table 5.1 Connector Information (Graphics Display PCA Cont'd).

Connector	=======================================	Signal
I and Pin No. I		Description
======================================		
P3, Pin A	DSPY CLK	21.060 mHz Display Clock
-в	GND	Ground
-c	D2	Negative True, Character Dot Position 2
-D		 } }
-E) } }
-F	 	Not Used
-н		i
-J	ABTNK	Vertical blanking
-к		
-L	 	
- M	i i	} } Not Used
- N	 	
-P	 	

Table 5.4 Connector Information (Graphics Display PCA).

<pre>l Connector</pre>	Signal	Signal (
l and Pin No.		Description I
============	======================================	
1	1	l i
P3,Pin -R	I	1}
1	i	i)
-s	I	i)
1	l .	1}
-T	1	I) Not Used
l .	i	}
I -U	Í	1}
1	ſ	1}
I -v	l	1}
!	I	!}
I – W	Į.	l)
1	ı	l)
-x	i	l)
· ·	1	1
- Y	I GND	Ground
	!	
<u>-z</u>	!	Not Used
1	ı	İ
	=======================================	B. "我们们就是我们的,我们们们们的,我们们们们们的,我们们们们们们的,我们们们们们们们们们们

Table 5.2 Connector Information (Graphics Display PCA).

	re J.z Connector	infolmacion (Graphics Display PCA).
<pre>! Connector</pre>	Signal	Signal
l and Pin No.	Name	Description
======================================		
P2,Pin 1	1 AO	Col or Row Address, Bit0
-2	A1	Col or Row Address, Bit1
i -3	l A2	Col or Row Address, Bit2
1 -4	АЗ	Col or Row Address, Bit3
-5	A 4	Col or Row Address, Bit4
-6	A5	Col or Row Address, Bit5
-7	A 6	Col or Row Address, Bit6
-8	, хо I	Bit Address, BitO
-9	X1 	Bit Address, Bit1
-10	i x2 I	Bit Address, Bit2
-11	I X3	Bit Address, Bit3
-12	i RAS	Row Address Strobe
-13 	I CAS	Column Address Strobe
1 -14	W 	Negative True, write Enable
-15 	I LOAD I	Megative True, Load

Table 5.2 Connector information (Graphics Display PCA Cont'd).

=======================================		
 Connector	 Signal	
! and Pin No.	Name	Description
=====================================		
! P2, Pin -A	C C C C C C C C C C C C C C C C C C C	10.5 MHz Clock
-в	GND	Ground
-c	CLK	Negative True 10.5MHz Clock
-D	103.D2	Negative True, Col 103 and Dot 2
-Е	ı o	Data In
-F	A7	Address Bit 7
-н	H	Inhibit Graphics Display
-J	STR3	Negative True, Strobe 3
-K	STR4	Negative True, Strobe 4
-L	STR5	Negative True, Strobe 5
1 -M	VR	Vertical Retrace
- N	STR6	Megative True, Strobe 6
-P		Not Used
-R	SAMPLE	Sample Bit
-s	GND	Grouna
===========		

Table 6.0 Module Bus Pin Assignments

	Idda ni add olubow of a	911C11.C3	
l Fund	tion		(
		Value	i Bus I
i Peri	ormed: Dodd wode Control Register Bits	, varue	
1 0-11	Odba Nab Usas	!	Signal
i 5011	. Bit: Not Used	•	•
1	w Controller develop allows ampt of tollows	1 1	ADDR 15
The	M-Controller decodes address STR5 as follows	•	ADDR 14
1	1- 111(1000 A 44 40 6) - (4400) 440	1 0	ADDR 13
i wodu	le Address: $(ADDR 4,11,10,9) = (1100) , 14B$	1 0	ADDR 12
1	http://www.lfl.com/lDBD/Com/A	1 1	ADDR 11
Func	tion Specifier: ADDR 6 = 1	1 0	ADDR 10
!	ADDR 5 = 0	1 0	ADDR 9
1	ADDR 0 = 1	I X	ADDR 8
!		i x	ADDR 7
Data	Bus Interpretation:	1 1	ADDR 6
1		1 0	ADDR 5
1 B7	Not Used	1 1	I ADDR 4 I
1		I X	I ADDR 3
1		1 X	I ADDR 2 I
1		I X	I ADDR I I
1		1 1	ADDR 0
1			
1 B6	Not Used		BUS7
1		I B6	I BUS6 I
1 B5	1 = Set Sample	B5	I BUS5 I
1	0 = Clear Sample	1 B4	I BUS4 I
1		I B3	I BUS3
1 B4	<pre>1 = Enable Graphics Display</pre>	1 B2	BUS2
t	0 = Inhibit Graphics Display	I B1	BUS1
1		1 80	BUSO I
1 B3	<pre>1 = Enable Set or Clear Graphics Memory</pre>	======================================	
1	0 = Inhibit Set or Clear Graphics Memory	1=Logical 1	= Bus Low
1		0=Logical 0	= Bus High
1 B2	1 = Enable ALU Pattern Memory Input	X= Dont care	e I
1	0 = Inhibit ALU Pattern Memory Input		
1	- ·		İ
B1	1 = Enable ALU J Input		Í
1	0 = Clear ALU J Input		1
1	•		i
I B0	1 = Enable ALU K Input		
1	0 = Clear ALU K Input		i
=====			

Table 6.1 Module Bus Pin Assignments

	=======================================	
Function	1	1
I Performed: Load Pattern Memory	Value	l Bus I
1	1	Signal
I Poll Bit: Not Used	=========	
	1 1	ADDR15
M-Controller decodes address STR3 as follows	0	ADDR14
	0	ADDR13
Module Address:(ADDR 4,11,10,9) = (1100) , 148	1 0	ADDR12
	1	ADDR11
Function Specifier: ADDR 6 = 1	0	ADDR10
ADDR 5 = 0	1 0	ADDR9
ADDR 0 = 0	1 X	ADDR8
	i X	I ADDR7 I
Data Bus Interpretation:	1 1	ADDR6
	1 0	ADDR5
B7 Pattern Bit 7 (Shifted First)	1 1	ADDR4
1	l X	I ADDR3
1 B6 Pattern Bit 6	ı X	ADDR2
1	1 X	I ADDR1 I
1 B5 Pattern Bit 5	0	ADDRO I
1	=========	
1 B4 Pattern Bit 4	1 в7	I BUS7 I
1	1 B6	BUS6
I B3 Pattern Bit 3	I 85	PUS5
1	I B4	BUS4
1 B2 Pattern Bit 2	I B3	BUS3
1	1 82	BUS2
B1 Pattern Bit 1	i B1	BUS1
1	I B0	BUSO I
BO Pattern Bit O (Shifted Last)	==========	
· · · · · · · · · · · · · · · · · · ·	1=Logical 1	1=Bus Low I
	10=Logical 0 (
	X=Don't Care	

Table 6.2 Module Bus Pin Assignments

Function	\$	1
Performed: Load Prescaler	! Value	l Bus I
1	1	Signal
! Poll Bit: Not Used	======================================	=======================================
1	1 1	ADDR15
M-Controller decodes address STR3 as follows	0	ADDR14
	1 0	ADDR13
Module Address: $(ADDR 4,11,10,9) = (1100) , 14B$	1 0	ADDR12
1	1 1	ADDR11
Function Specifier: ADDR 6 = 0	1 0	ADDR10
ADDR 5 = 1	0	ADDR9
ADDR 0 = 1	1 X	ADDR8
1	I X	I ADDR7
Data Bus Interpretation:	1 0	ADDR6
1	1 1	I ADDR5
I B7 Not Used	1 1	I ADDR4 I
	ı X	I ADDR3 I
I B6 Not Used	I X	I ADDR2 I
1	I X	I ADDR1 I
B5 Not Used	1 1	I ADDRO I
1	======================================	
B4 Not Used	1 B7	I BUS7 I
1	I B6	I BUS6 I
B3 Scale Factor=1 Bit 3 (Msb)	1 B5	BUS5
	R4	RUS4
B2 Scale Factor 1 Bit 2 Scale Factor 1	l B3	I RUS3 I
= 0000	1 B2	BUS2
B1 Scale Factor=1 Bit 1	I B1	BUS1
	I B0	I BUSO I
1 BO Scale Factor-1 Bit 0 (Lsb)		
	1=Logical 1	
	10=Logical 0	n=Ras Hidu i
1	IX=Don't Care	

Table 6.3 Module Bus Pin Assignments

=	====		s module bus Pin Assig	nments =======		=
1	Func			1	1	1
i		ormed: Load Magnifier,Pr	eshift and not Innihit	Value	i Bus	ì
ì	reir		lay Control Byte)	, value	Signal	1
,	Po11	Bit: Not Used	lay control byce)	1	1 019001	1
i	PULL	bit. Not used		I X	I ADDR15	;
;	M-Co	ntroller strobe is STR6		i x	ADDR14	1
	M-CO.	ufforter actobe is pike	•	i x	ADDR13	:
				i Â	I ADDR13	;
				i â	I ADDR11	1
•				i X		!
•				' ^	I ADDR10	!
!					I ADDR9	•
!				I X	I ADDR8	1
!				I X	I ADDR7	1
!	W-CO	ntroller Bus Interpretat	ion	l X	I ADDR6	ı
- !	_			j X	ADDR5	1
1	A7	Preshifter Bit 3 (Msb)		I X	I ADDR4	1
ı			} is loaded with	! X	I ADDR3	1
ı	A 6	Preshifter Bit 2	} 1's complement	ı x	1 ADDR2	ı
١			}	I X	I ADDR1	i
ı	A 5	Preshifter Bit 1	} zero preshift	1 X	I ADDRO	ļ
1) = 1111	========		1
-	A 4	Preshifter Bit 0 (Lsb)	}	I A7-A0 and	X3-X0	ı
				1=Logical :	1=M-Controller	ı
1	A3	Magnifier Bit 3 (Msb)	<pre>} Magnifier</pre>	1	High	i
1			} is loaded with :			=
1	A 2	Magnifier Bit 2	2's complement		:	i
1			}		·	i
i	A 1	Magnifier Bit 1	magnification 1		i	i
1	***) = 1111			i
i	ΑO	Magnifier Bit 0 (Lsb)	}			i
i	7. 0	magnizzat bit v (mbo)	,			ï
i	х3	Dot Inhibit Bit 3 (Msb) } Dot Inhibit			:
;	Α 3	DOC IMITUTE BIE 3 (MSD	} is loaded with			1
ï	X 2	Dot Inhibit Bit 2	} 2's complement		:	i i
i	A &	DOC INHIDIC DIC Z) v a combiement			•
1	X 2	Dot Inhibit Bit 1	} inhibit 1 dot			!
	A &	not fulling bit t	} = 1111			!
	٧n	Dot Inhihit Dit ((I-b)) - IIII			
<u> </u>	X0	Dot Inhibit Bit 0 (Lsb)	} 			 -
-	==:					=

FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), the timing diagrams (figures 3 and 4), the component location diagram (figure 5), and parts lists (02640-60016, 02640-60022, 02640-60126, and 02640-60194) located in the appendix.

The Graphics Display PCA is the graphics display memory for the terminal. It consists of memory drivers and recievers, series termination resistors, write enable decoder, memory array, memory output buffer, test header ALU, mode control register, pattern memory, prescaler, display register bit counter and shift logic, clock generator, dot inhibit, display enable, preshifter and magnifier.

- 3.1 MEMORY DRIVERS and RECEIVERS.
- 3.1.1 The memory drivers (with integral receivers) drive the memory array bus inputs consisting of column address strobe, row address strobe data in, and address inputs.

The drivers have a specified propagation delay for a capacitive load 1.5% the worst case memory array input bus capacitance.

- 3.1.2 The integral memory receivers are used in diagnostic mode; they allow the memory array bus inputs to be tested, since the state of these lines may be output to the test header or to the terminal display.
- 3.2 SERIES TERMINATION RESISTORS.

The series termination resistors minimize undershoot by terminating the bus lines with the line impedance. This approximates to 20 Ghms since it consists of an 80-Ghm line with distributed lumped capacitive loads. Current limit protection is provided free which limit the memory driver output current to 75 mA if two or more array inputs are shorted together.

- 3.3 WRITE ENABLE DECODER.
- 3.3.1 The write enable decoder (U54 , U55) decodes the Bit Address

X3 through X0, the output is enabled by the write pulse W

therefore one RAM only will have WE (pin 3) asserted during a Read Modify write operation (figure 4). This mode is used for writing a vector into the graphics memory.

- 3.3.2 The graphics memory (terminal display) is set or cleared by asserting WE on all RAMs during a Read operation (figure 4) and setting Data from the ALU to set or clear. This is done by setting the C bit in the mode control register which is synchronized (U48, Pin 6) and then sets all RAM WE inputs low (U33,U43,U53,U63, Pins 3, 6, 8, and 11).
- 3.4 MEMORY ARRAY.
- 3.4.1 The memory array consists of sixteen 16K RAMs in ceramic DIP packages. Any Mostek MK4116-4 or equivalent RAM with a demonstrated reliability of < 0.3% failures per 1000 hours may be used.

The RAMs are used with sockets to allow field repair.

- 3.4.2. Each RAM is organized as a 128 X 128 cell array addressable by row and column. The 14-bit memory address is therefore multiplexed and strobed into the row and column latches with the row and column stropes.
- 3.4.3 The power distribution is via a low impedance 4-layer PC board structure. The ceramic capacitors which supply the transient current loads are organized so that some redundancy exists. This allows reliable operation with one open circuit component.
- 3.4.4 The linear array of 16,384 X 16 bit words (184 are unused) is read sequentially by the M-Controller so that in non-Zoom mode 45 words are read per line of display, and the display register output appears as a 720-bit stream.
- 3.5 MEMORY OUTPUT BUFFER.

The memory output buffer (y34,y64) drives the Schottky display register and the ALU. Since it has input hysterisis and a low input current, it provides the maximum isolation/noise immunity between the memory and display section.

3.6 TEST HEADER.

The test header (U65) is used in diagnostic mode only. By grounding TP1 and TP2 as shown in the table the operations indicated are possible.

TP2	Result
open I	memory output buffer-> display register ALU and header
ground	header (external -> display register source) ALU
XXXXXX I	memory receiver -> display register ALU and header
	open open ground

- 3.7 ALU.
- 3.7.1 The ALU specifies the input data to the Memory Array in write or Read Modify Write mode.
- 3.7.2 Multiplexer (U36 , U66) selects 1 bit Rxy from the 16-bit word at the memory output buffer from the Bit address X3 through X0 as follows.

=	====	===	===	====	
1	Bit X3		_	ss _xo	
•					
1	0	0	0	0	DO (U34,Pin 3)
!	0	0	0	1	D1 (U34,Pin 5)
!		еt	c	• •	
1	1	1	1	1	D15 (U64,Pin 18)
=	====	===	===	====	

The output data bit Rxy is output to the M-Controller as DI (P2, Pin E). This is used for graphics self test and it also provides a means of dumping the memory to an IO device.

3.7.3 The ALU output (U46, Pin 6) may be a function of Rxy, Pattern memory or unconditional. This is controlled by the E, J and K bits of the Mode Control Register as follows:

==	E ====	==== J	K	Data to memory U45, Pin 10	ALU function
! =	0	0	0	=====================================	same data
!	0	0	1	0	clear
1	0	1	0	i i 1	! set !
!	0	1	1	Rxy	complement data
Ì	1	0	0	P	pattern i
1	1	0	1	P.Rxy	clear if pattern bit is clear
!!!	1	1	0	P+Rxy	set if pattern bit is set
	1	1	1	P xor Rxy	complement if pattern bit is set

3.8 MODE CONTROL REGISTER.

The mode control register is a 6-bit register (U79) used to control the ALU, write enable decoder, prescaler and dot inhibit as follows:

			=======================================
1	!		
! Terminal bus	l Name	Function !	Destination
1		•	Į.
Bit 0	I K	Clear I	ALU
I	j	!	l
Bit 1	J	Set	ALU I
1		1	.t.
Bit 2	E	Enable	ALU
ı		Pattern I	l I
1	1	Input	i i
į –	f i	1	i
Bit 3	I C	Set or I	Write Enable
İ	!	Clear	Decoder
I	1	Memory	i
i	1	- 1	i e
Bit 4	I H	Enable i	Dot inhibit
I		Graphics	(U510,Pin 5)
I		Display I	i i
1	İ	1	i i
I Bit 5	Sample	Prescalar	Prescalar I
1	1	Enable	
1	ı	1	7 and 10)
	========		

3.9 PATTERN MEMORY.

This is an 8-bit serial recirculating memory which specifies the pattern to be used when writing a vector into the graphics display memory. (U69)

It is loaded with Strobe 4 and the pattern shifts after each WE pulse provided the enable from the Prescalar is true (US10-10).

The M.S.B. of the Pattern memory is output first (U69,Pin 7) therefore a vector drawn left to right with pattern enabled will be in the same bit order as the pattern byte loaded Bit 7 through Bit 0.

- 3.10 PRESCALER.
- 3.10.1 This is a variable modulus counter which determines the scaling between the pattern memory bits and the graphics display memory bits.
- 3.10.2 The prescaler is loaded with Strobe3 and initialized by Strobe4. Therefore whenever the pattern memory is changed the counter section (U610) of the prescalar is initialized to the latch (U710) value.
- 3.10.3 The scale factor can be changed from 1(normal) to 16 which effectively 'stretches' the pattern up to 16X.
- 3.10.4 The prescaler is enabled by the sample bit (U79, Pin 10).
- 3.11 DISPLAY REGISTER.
- 3.11.1 The display register (U37,38,68, and 78) is a 21MHZ synchronous universal shift register controlled by the Bit counter and shift logic and loaded from the memory output buffer data bus (D0 through D15). Its primary function is parallel to serial conversion, the 16-bit word bit-serial output (U37, Pin 15) connects to the display module top plane bus through the dot inhibit logic.

Since the display register provides a 1-word buffer the memory read and display register shift operations can be overlapped.

3.11.2 The mode of the display register is controlled as follows:

=		:::::::::::::::::::::::::::::::::::::::		
	Display Regi	lster Mode	- Function	Dunnoso
	S0 (Pin 9)	S1 (Pin 10)		Purpose
	0	0	po Nothing	Used in Zoom mode -displays the same data for multiple clocks
	0	1	Shift Left	Used to output the next bit to the display -the MSB D0 is shifted first
	1	1	Load	Used to parallel load the next word from the memory output buffer

- 3.12 BIT COUNTER AND SHIFT LOGIC.
- 3.12.1 The Bit counter (U611) and shift logic (U39, Pin 3 and U49, Pins 6 and 12) control the display register mode and supply a load pulse for the M-Controller Graphics Display handshake (see figure 4).

The load pulse indicates to the M-controller that the current memory word has been loaded into the display register and the next memory word can be read.

- 3.12.2 The bit counter consists of a modulo 16 counter, which is enabled by the magnifier (U611, Pin 7). During normal operation the output of the bit counter is decoded (U39, Pins 12 and 13) (U510, Pin 3) such that a shift is generated at each bit counter increment and a display register load is generated at each sixteenth bit counter increment.
- 3.12.3 Prior to the visible display the display register is loaded by 103.D2 (U39, Pin 1 and U49, Pin 3) and then preshifted (U49, Pin 4). In Pan mode the first dot displayed may be any bit position within a given word, the bit counter will correspond to that bit position.
- 3.13 CLOCK GENERATOR.
- 3.13.1 The clock generator consists of a modulo 2 counter (U210) and a synchronizing circuit (U28, Pins 1, 2 and 3). This generates a phase locked 10.5 MHz clock (P2, Pin A) used by the Graphics M-Controller.
- 3.13.2 Since the entire graphics system is synchronized with the 21 MHz display module clock, in a 50Hz terminal all of the operations will be 20% slower.
- 3.13.3 The graphics display is synchronized with the terminal display by decoding Col 103 and Dot2 (U29, Pin 4). This occurs 16 clocks before the first visible dot on the terminal display.

Prior to 103.D2 the M-controller reads the first memory word to be displayed. The 16clock period which follows is then used to preshift the data if required and read the second memory word to be displayed (figure 4).

3.14 DOT INHIBIT.

The dot innibit logic innibits the bit serial output from the display register to the Display Controller Module. There are three inputs which can cause the graphics display to be blanked.

- 3.14.1 The graphics display is blanked or inhibited by the Processor module (P2, Pin H) if the graphics display is turned off.
- 3.14.2 In Zoom mode the graphics M-controller blanks the last line of a group of repeated lines. This time is used to refresh the graphics memory, however the 'grid' of blank dots is useful for resolving the dot boundaries (U79, Pin 12).
- 3.14.3 In Zoom mode the dot inhibit logic blanks the last dot of each group of repeated dots. This is implemented with a variable modulus counter (U511) and inhibit flipflop (U210, Pin 7); the sequence is to enable the flipflop at each new bit, the carry from the counter (U511, Pin 15) then clears the inhibit flipflop at a particular dot position blanking the display bits in the group until a new bit is processed.

Since the algorithm is fixed (by M-Controller firmware) to always blank the last dot, the dot inhibit (U511) is always loaded with the 2's complement of the {magnifier (Zoom) value-1}.

- 3.15 DISPLAY ENABLE.
- 3.15.1 The display enable is a modulo 16 latching counter which is used to determine the location of the first visible display dot (U711). It is initialized by 103.D2; after 16 clocks the display enable (U711, Pin 15) carry is output. This latches the counter by removing the count enable (U711, Pin 7) and the carry remains set until the next 103.D2 synchronizing pulse.
- 3.15.2 When display enable is not set, the bit counter and display register are controlled by preshift if required, and the magnifier and the dot inhibit is disabled. When display enable is on the bit counter and display register are controlled by the magnifier.

- 3.16 PRESHIFTER.
- 3.16.1 In Zoom mode >1 magnification the first visible bit displayed on a line may not be on a word boundary since Panning operates on bit boundaries. The preshifter preshifts the memory word loaded in the display register at 103.D2 to the specified bit position-prior to the first visible dot time. The preshift may be from 0 to 15 bits.
- 3.16.2 The latch (U310) is loaded with the 1's complement of the preshift bit number. At 103.D2 the latching counter (U410) is initialized it then increments until the carry output is set, at this time the state of the display register and bit counter remains static until the first visible display dot (U711-15 carry output).
- 3.17 MAGNIFIER.
- 3.17.1 In Zoom mode the vertical magnification is obtained by the M-controller reading a line a number of times equal to the magnification and blanking the last line. The horizontal magnification is obtained by the magnifier repeating each memory bit a number of times equal to the magnification and then blanking the last bit.
- 3.17.2 The magnifier consists of a variable modulus counter (U311). It is initialized at 103.D2 and is enabled by display enable during the visible display region. At this time the counter increments until the carry output appears (U311, Pin 15). The bit counter is then count enabled for one clock, the magnifier counter re-initialized, and the shift logic enabled to shift the display register one clock.

The modulus of the counter in the magnifier may be changed from 1 to 16 by loading the 2's complement of the magnification in the latch (U411). Therefore the ratio between memory bits and display bits may be changed over the same range.

4.0 TEST POINTS.

The principle timing signals on the Graphics Display Module are

103.D2 (TP3) and LOAD (TP4). 103.D2 may be used as a synchronizing reference point for observing memory and display

operation. LOAD may be used to observe the M-controller/ graphics display handshake (figure 4).

4.1 MARCHING VECTOR SELF TEST.

The marching vector self test "built-in" to the Graphics Terminal is analogous to a "marching 1's and 0's" memory diagnostic. However, unlike a normal memory diagnostic, the operation can be directly viewed. It verifies that the graphics memory and M-controller are operational.

In other words, it verifies that the M-controller vector generator operates in all quadrants and that the graphic display memory contains 259,200 uniquely addressable points which can be set to 1 or 0.

Since malfunctions in the M-controller or Graphics Display PCA's may result in a memory pack error message, the failed RAM should be interchanged with another and self test rerun to confirm a RAM chip failure.

4.2 ADDRESS TEST.

The integral memory receivers may be connected to the display

register by grounding TP1 ADDR. This displays the column address of the memory word in the position on the terminal display normally occupied by the memory data associated with that word as follows:


====		DI	SPLA	Y WOI	RD										
DO	D1	D2	D3	D4	D 5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
İ															Α0

This test may be used to verify that the M-controller / Graphics Display Module handshake operates and also verify the memory drivers are operational.

4.3 SCHMOO TEST*

Provision is made for disconnecting the Vbb -5V Zener regulator to run a schmoo test (jumper). The external -5V supply is connected to the -5V test point in the memory section.

* The following represents a typical plot of a system while running a diagnostic.



Example only.






Figure 1
Graphics Display PCA Block Diagram
DEC-12-77
13255-91126





TYPICAL OPERATION OF DISPLAY TIMING

THE TIMING SHOWS THE FIRST WORD OF THE ADDRESS TEST (POP 1778 OR, \$44444444444111111)

ZOOM MAGNIFICATION = 2 START DISPLAY AT BIT 14





Figure 4
Graphics Display PCA Memory Timing Diagram
DEC-12-77
13255-91126



Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
	02640-60022	1	CONNECTOR (4) ASSEMBLY		
	0403-0347 1251-1887	4 4	BUMPER RUBBER CONN PC 2 x 22.156D		
				-	

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
	02640-60016	1	CONNECTOR (5) ASSEMBLY		
	0403-0347 1251-1887	4 5	RUBBER BUMPER CONN PC 2 x 22.156D		
		l			

Reference Designation	HP Part Number	Qty	Description	Mfr - Code	Mfr Part Number
	02640-60126	1	ASSEMBLY GRAPHICS DISPLAY		
	ı	İ	DATE CODE: B-1741-42		
C1	0180-1746	1	CAPACITOR 15uF 10%	}	1
C2	0180-0393	1	CAPACITOR 39uF 10V	1	
C3 thru C22	0160-0127	20	CAPACITOR luf 25V 20%	1	·
C23	0180-0393	1	CAPACITOR 39UF 10V	ŀ	
C24 C25	0150-0121 0180-0393	1 1	CAPACITOR 0.luF CAPACITOR 39uF 10V		
C26	0150-0121	1	CAPACITOR 0.luF	1	
C27	0180-1746	1	CAPACITOR 15uF 10%		
C28 thru C30	0150-0121	3	CAPACITOR 0.luf CAPACITOR 15uf 10%		
C31 C32 thru C33	0180-1746 0150-0121	2	CAPACITOR 15dr 10%		
C34	0180-0393	1	CAPACITOR 39uF 10V	1	
C35 thru C41	0150-0121	7	CAPACITOR 0.luF		İ
El thru E8	0360-0124	8	STUD SOLDER TERM		
Rl	0683-4715	1	RESISTOR 470 5% .25	İ	
R2 thru R4	1810-0322 1810-0030	3 1	RESISTOR PACK SIP RESISTOR NETWORK 7 x 1K	İ	
R5 R6 thru R9	0683-1025	4	RESISTOR 1000 5% .25		
R10	0683-2225	1	RESIS TOR 2200 5% .25	1	
CRl	1902-3092	1	DIODE Zener 4.99V		
Ull thru Ul2	5090-0114	2	16K RAM		
U21 thru U22	5090-0114	2	16K RAM		1
U28 U29	1820-1449 1820-1322	1 1	IC SN74S32N IC SN74S02N	1	
U31 thru U32	5090-0114	2	16K RAM	1	
U33	1820-1201	1	IC SN74LS08N	İ	
U34	1820-1917	1	IC SN74LS240N	ı	
U35 U36	18 20-1 081 18 20-12 98	1	IC N8T26B IC SN74LS251N	1	
U37 thru U38	1820-1304	2	IC SN74S194N	1	
U3 9	1820-0681	1	IC SN74S00N		
U41 thru U42	5090 - 0114 1820 - 1201	2	16K RAM IC SN74LS08N		
U43 U44	1820-1201	1	IC SN74LS138N	1	
U45	1820-1081	1	IC N8T26B	l	
U46	1820-1298	1	IC SN74LS251N		
U47 U48	1820-1208 1820-1112	1	IC SN74LS32N IC SN74LS74N		
U49	1820-0685	1	IC SN74S04N		
U51 thru U52	5090-0114	2	16K RAM	1	
U53	1820-1201	1	IC SN74LS08N IC SN74LS138N		
U54 U55	1820-1216 1820-1081	1	IC N8T26B		1
U56	1820-0683	1	IC SN74S04N		
U57	1820-1201	1 1	IC SN74LS08N IC SN74S08N		
U58 U61 thru U62	1820-1367 5090-0114	2	16K RAM		
U63	1820-1201	1	IC SN74LS08N		
U64	1820-1917	1	IC SN74LS240N		
U66	1820-1298	1	IC SN74LS251N IC SN74LS273N		
U67 U68	1320-1917 1320-1304	1	IC SN74L5273N IC SN74S194N		
U69	1320-1042	1	IC SN74165N	1	
U71 thru U72	5090-0114	2	16K RAM IC SN74S194N	1	
บ78 บ79	1820-1304 1820-1196	1 1	IC SN/4S194N IC SN74LS174N	1	
U81 thru U82	5090-0114	2	16K RAM	1	
U 2 10	1820-0629	1	IC SN74S112N		
U310 U311	1820-1196 1820-1453	1 1	IC SN74LS174N IC SN74S163N		
U410	1820-1453	1	IC SN74S163N		
U411	1820-1730	1	IC SN74LS273N		
U511	1820-1453	1 1	IC SN74S163N IC SN74LS163N		
U610 U611	1820-1432 1820-1453	1 1	IC SN74LS163N IC SN74S163N		
บ710	1820-1195	1	IC SN74LS175N	1	
U711	1820-1453	1	IC SN74S163N	1	
U510	1820-0683	1	IC SN74S04N		
				1	

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
	02640-60194	1	CONNECTOR ASSEMBLY		
	0380-0007 0403-0347 1251-1886 1251-4339 2190-0851 2420-0003 02640-00073	1 4 1 2 2 4 4 4 1 1	SPACER- RND .438LG BUMPER RUBBER CONN PC 2 x 15,156D KEY-PLZG .040THK LKWASHER 6 HEL NUT 6-32 .250AF HANDLE CONN		